I. INTRODUCTION
Multi-standard communication transceivers require quadrature signals with low phase noise, large tuning range as well as accurate and deterministic quadrature phase relationships. Moreover, multi-phase clock generations are needed for emerging applications such as wireless communications [1] , [2] , frequency synthesis [3] , [4] and data converters [5] - [7] .
Quadrature signals can be generated by means of: (i) frequency dividers, which requires the voltage-controlled oscillator (VCO) to oscillate at twice or four times of the LO frequency and thus consumes more power; (ii), poly-phase filters, which is narrow-band and lossy and thus requires power hungry gain stages to amplify the weakened signals; and (iii) quadrature VCOs (QVCO) [8] , which can achieve low noise and accurate quadrature phase across a wide frequency tuning range. This paper focuses on phase noise optimization for various QVCO topologies.
Phase noise of oscillators is well modeled by Leeson's equation and impulse sensitivity function (ISF) [9] . When quadrature cores are coupled with each other, noise generated from another core will contribute to the overall noise. However, ISF analysis pointed out that the noise penalty is the worst or most sensitive when the injected signal is 90 degree out of phase, namely, the maxima of the injected quadrature signal aligns with the zero-crossing of the in-phase signal. Therefore, it is worth investigating the effect of phase shift and coupling strength for quadrature signal coupling. In this paper, an analytical model is developed to intuitively explain the effect of phase shift on noise reduction. The analysis was compared with circuit level simulations and good agreements were obtained for different QVCO topologies.
A variety of coupling schemes can be applied to QVCO designs. Super-harmonic signals of the quadrature oscillators can be coupled using passive resonators [10] . This technique also helps minimizing the current source noise if proper phase shifting is implemented. Quadrature oscillator cores can also be coupled using capacitors [11] , in which phase shift can be easily introduced to reduce the phase noise and avoid bi-modal oscillation. Without active coupling device noise, capacitive coupled QVCOs can achieve better phase noise performance. However this kind of QVCOs is normally weakly coupled, namely, the current used for coupling is less than the current used for oscillation. Transformer based QVCOs can end up with strong coupling [12] , yet they suffer from significant area penalty. Alternately, quadrature oscillator cores can also be coupled using active devices. By connecting the coupling transistors in parallel or serial to the VCO switching transistors, parallel-coupled QVCO (P-QVCO) and serial-coupled QVCO (S-QVCO) can be formed. For optimal coupling, the P-QVCO appears to have better quadrature amplitude and phase matching. However, the S-QVCO achieves better phase noise [13] . In most of the P-QVCO and S-QVCO designs, the same type of transistors are used for oscillation and coupling. Following a hybrid S-QVCO architecture introduced in [14] , we present a hybrid S-QVCO design that utilizes different types of transistors for oscillation and coupling to achieve the optimized phase noise performance with a wide tuning range. This paper is organized as follows: Section II studied QVCO phase noise with ISF analysis approach and introduced an analytical model on the phase noise performances under different phase shift and coupling strength for various QVCO topologies. The analytical model was then extended to model the phase noise of P-QVCO and S-QVCO designs. As an example of S-QVCO designs, we discussed the advantages of using both bipolar and CMOS transistors for oscillation and coupling. Section III presents a design of a triple band frequency generator RFIC that utilizes a BiCMOS S-QVCO to achieve wide tuning range without penalizing its phase noise performance. Finally, measured results are given in Section IV and the conclusions are drawn in Section V.
II. PHASE NOISE OF QVCOS
To model QVCOs, let's analyze a generic QVCO structure that uses either passive or active devices for coupling as shown in Fig.  1 below. If capacitors are used for coupling, the QVCO is said to be a capacitive coupling QVCO (CC-QVCO). If transistors are used for coupling, the structure could be either a P-QVCO, where coupling transistors are in parallel with the oscillation transistors, or an S-QVCO, where coupling transistors are in series with the oscillation transistors. Each of the two VCO cores for quadrature generation consists of two cross-coupled transistors to provide negative gm to overcome the LC tank loss. The resonant frequency of a QVCO will deviate from the resonant frequency of its single VCO core due to the quadrature coupling mechanism stated in [18] . 
A. QVCO ISF Simulation
Impulse sensitivity function (ISF) analysis methodology is widely used in VCO designs to minimized oscillator's phase noise. Its concept can also be used to guide for low noise QVCO designs.
We simulated a QVCO and a single-phase VCO (SVCO) using a circuit similar to Fig. 1 . The SVCO's results are obtained by setting coupling factor to 0 and observe one of the oscillation core, which shares the same simulation environment as the QVCO. By adding four identical ideal phase shifters into the coupling paths, the ISF of the SVCO and QVCO with 0º, 45º, 90º phase shift are also calculated using direct impulse response measurement method given in [9] and are shown in Fig. 2 .
Since the power has been separated equally into two identical tanks, the ISF of QVCO without phase shift is halved comparing to the SVCO. With phase shift introduced into its coupling paths, the reduction grows till the phase shift reaches 90 degree. The maximum reduction ratio is 1/4 or -6 dB of the SVCO's ISF. According to this simulation, even without phase shift, QVCO's phase noise should be 3dB lower than that of the SVCO, which does not match with most of reported papers. The noise-modulating function (NMF), defined as the instantaneous drain current divided by the peak drain current over an output signal cycle, also contribute to VCO's phase noise. And the product of ISF and NMF, the effective ISF (ISFeff), models VCO's phase noise more accurately. source and its NMF's central point is located around ISF's zerocrossing point. While the NMF of QVCO is modulated by both signals from I and Q cores. Fig. 3 (b) , (c) and (d) shows QVCO's ISF, NMF and ISFeff with 0º, 45º, 90º phase shift respectively. There are two NMFs acting on one VCO core. NMFI is formed by its own current, NMFQ is formed by coupled core and NMFTOT is NMFI plus NMFQ. Without any phase shift in the coupling path, centers of NMFI and NMFQ are differed by 90º. The peak of coupled NMFQ is located at ISF's maximum point leading to a large ISFeff. This explains the degradation of QVCOs without phase shift comparing with single phase VCOs. Along with the phase shift grows from 0 to 90º, the centers of NMFI and NMFQ overlapped with each other at ISF's zero-crossing point. Ideally, NMFTOT equals to single phase VCO's NMF, while the ISF of a QVCO with 90º phase shift is 6dB lower, which leads to a 6dB phase noise reduction between single phase VCO.
B. Theratical Analysis on QVCO Phase Noise Model
In this section, we analyze the phase noise performance of different kinds of QVCOs. The phase noise power spectral density can be expressed using Lesson's equation as [17] ,
where K is Boltzman constant, V0 is the oscillation voltage amplitude, r p is parallel resistance seen from the tank, ω 0 is oscillation central frequency, Q is loaded effective quality factor of the tank, ∆ω is the offset frequency from the carrier frequency and the noise factor F for a single-phase VCO is given by F SVCO =1+γ. Obviously, part of the noise is contributed by the tank and another part comes from the oscillation transistors. Different QVCO structures will lead to different noise factor and output power, both of which will impact the overall phase noise. Without losing the generality, let's analyze a generic QVCO structure as shown in Fig. 1 . Assuming the coupling path introduces a phase delay of φ, the current coupled from the quadrature core IQ is rotated an angle φ when it is injected into the in-phase core, as illustrated in Fig. 4 , where m is coupling factor defined as m=|IC|/|IQ|. The quadrature core current injected into the in-phase core is thus expressed as mIQ. This current vector can be projected into the in-phase and quadrature phase axis with two perpendicular components: mI Q sin φ, which is in-phase with the in-phase core current II and thus contributes to the signal strength, and mI Q cos φ, which is perpendicular to the current II and thus contributes to the noise. This can be understood by observing that the in-phase component injects its maximum current at the peak of II and thus has negligible noise contribution, while the quadrature phase component injects its maximum current at the zero-crossing of II and thus contributes to the phase noise based on ISF analysis discussed in [9] , shown in Fig. 4 . Since |IQ|=|II|, the total in-phase current becomes I C =(1+m sin φ)I I . If the VCO output swing is not limited by excessively large gm, the QVCO output swing will increase to V QVCO =V 0 (1+m sin φ). While the noise coupled from another core can be written as
The resultant noise factor of the QVCO is thus given by
where the first term is the noise factor of the single core and the 2 nd term models the noise coupled from the quadrature core. With the modified noise factor of the QVCO, we can rewrite the phase noise power spectral density given in (1) as Note that inserting a 90 degree phase-shift in coupling paths improves the phase noise by a factor of (1+m) 2 . Fig. 5 illustrates the effect of QVCO phase noise reduction by introducing phase delays under different coupling factor m. The QVCO phase noise is compared to its single phase VCO counterpart, assuming that the single-phase VCO counterpart flows the same bias current as that of each QVCO core, namely, the total QVCO power consumption is twice that of a single-phase VCO. For a strong coupling factor of m=1 and 90-degree phase shift in its coupling path, this leads to a phase noise reduction of 9dB when compared with a QVCO without phase shift. However, a QVCO with a coupling factor equals to 1 and a 90 degree phase shift in its coupling path can achieve 6dB better phase noise performance. However, large phase shift does not correspond to the best quadrature phase accuracy considering the mismatches [8] . To achieve good phase accuracy, phase shift of 45 degree and m=0.5 can be chosen which leads to phase noise reduction of 2.3dB. These observations were verified with measurements in [18] .
The simulated phase noise results at 1MHz offset under 
(1)
different coupling factors and phase shift angles are shown in Fig. 6 . The circuit level simulation results agree with the analytical results obtained using Eq. (3), which further confirm the correctness of the analytical model. In the above analysis, only tank loss is considered. To include noise from oscillation transistors, we can follow the approach used to obtain Eq. (3). Let's evaluate the noise factor for the inphase core. The noise factor contributed by the tank and the oscillation transistors can be expressed as 1+γ. This amount of noise is coupled from the quadrature phase core to the in-phase core, shown as a noise current at the in-phase core with the noise factor given as (1 + γ)(
2 . Thus, the total noise factor including the noise contributions from both the tank and oscillation transistors can be modeled as
where the first term 1+γ is the noise factor contributed by the inphase core and the 2 nd term represents the total noise coupled from the quadrature core. With some mathematical manipulations, the above term can be rewritten as
With the modified noise factor, FQVCO, phase noise power spectral density of the QVCO can be expressed as
C. Phase Noise of P-QVCOs and S-QVCOs
Now, let's apply the above analytical results to two QVCO topologies: P-QVCO and S-QVCO, as shown in Fig. 7 . Without additional phase shifters on the coupling paths, the P-QVCO has the following weakness: (i) only part of the bias current is used to create -gm for oscillation such that the signal power is reduced by a factor of [1 (1+m) ⁄ ] 2 , and (ii) no phase shifting is introduced on the coupling path, namely, the quadrature-phase current is injected at the zero-cross of the in-phase current, leading to the maximal phase noise penalty. The thermal noises produced by both coupling and switching transistors are proportional to their gm. As a result, it is proportional to their (W/L) ratios and to their drain currents, assuming the same overdrive voltage is applied. Without the additional phase delay on the coupling paths, the phase noise of the P-QVCO can be modeled by simply inserting φ=0 into Eq. (6), namely,
where the term [1 (1+m) ⁄ ] 2 models the reduction of signal power due to slitting part of the bias current for coupling. As pointed out in [17] , for a P-QVCO, phase noise and phase error are not independent of each other and both phase noise and phase error are strong functions of . As the coupling between the cores is weakened, the phase error is worsened quickly. The phase accuracy requirement forces the P-QVCO design to choose the same size for both coupling and switching transistors. It is possible to improve the phase noise performance of the P-QVCO by weakening the coupling at the expense of its phase error performance [19] . On the contrary, in the case of the S-QVCO, the phase error is almost independent of coupling factor m. In this case, the phase error is mainly dependent upon the amount of mismatches between ideally identical components. Thus, we can choose the transistor size independently to minimize the phase noise, while the phase error is not affected. Also, in an S-QVCO, the total bias current is used to generate the -gm for oscillation. Therefore, the signal power is not reduced unlike the P-QVCO case. Assuming that the size of the coupling transistors are chosen 
such that they contribute negligible noise to the tank, the phase noise of the S-QVCO is the same as a capacitively coupled QVCO except there is no phase delay on the coupling path. Inserting φ=0 into Eq. (6), we obtain the phase noise of the S-QVCO as
To verify these analytical expressions, two circuit level models for a P-QVCO and an S-QVCO have been built and simulated in a CMOS process. The comparison between analytical and simulation results are given in Fig. 8 . Phase noise performance comparison between P-QVCO and S-QVCO can be found in [13] , where S-QVCO's phase noise is 146.1dBc/Hz at 3MHz offset, while P-QVCO's phase noise is 141.1dBc/Hz. The results agree with our analytical expressions. 
D. Phase Noise and Tuning Range of S-QVCO Using BJT for
Oscillation As shown, S-QVCO has advantages over P-QVCO for phase noise reduction with flexibility to choose different types of transistors for coupling and oscillation. It's known that bipolar transistors (BJT) have better gm efficiency than MOSFETs. We thus discuss an S-QVCO structure that utilizes the BJTs for oscillation while the coupling is done through MOSFETs. As shown in Fig.9 , NPN transistors (QS) form cross-coupled negative GM LC-VCOs, while coupling between the two VCOs is realized using four NMOS transistors (MC). The oscillation NPN transistors can achieve high oscillation frequency and low phase noise with relatively low bias current, while the NMOS coupling transistors relax headroom requirement and provide better isolation.
Using BJT transistor for oscillation improves phase noise performance. The output equivalent noise current of a BJT transistor is given by To maintain steady-state oscillation, the cross-couple pair need to provide a transconductance g m,BJT = 2 r P ⁄ to overcome the loss seen by the tank. Assuming r b =50Ω, comparing with tank resistance r p =Lω 0 Q=1nH×5GHz × 2π×20=200πΩ , we notice that the best γ eff value is slightly larger than 0.5, which means 3dB lower phase noise than what an S-QVCO with MOS transistors for oscillation can achieve.
Using BJT transistor for oscillation also improves frequency tuning range (FTR). The oscillation frequency of the S-QVCO is given by f osc =�2π√LC� -1 , where C is the total capacitance seen across the inductors which includes the varactor capacitance Cv and the fixed parasitic capacitance Cp. 
in Fig 9 is given by [14] :
As shown in the above equations, the use of MOS transistors for coupling in serial with BJT oscillation transistor pair reduces the fixed parasitic capacitance Cp seen across the tank due to the increased capacitive degeneration (Cgs and Cgd). This provides more tuning range and higher attainable oscillation frequency.
III. PROPOSED TRIPPLE-BAND FREQUENCY GENERATOR
Using a QVCO, we implement a triple-band frequency generator RFIC depicted in Fig. 10 . The low-band quadrature signals are generated at the output of QVCO. The differential middle-band signals are obtained at the common-mode nodes of the cross-coupled differential pairs. Mixing the differential fundamental frequency signals (f0+ and f0-) with its second harmonics (2f0) produces both upper and lower sideband (2f0± f0) at output nodes of mixers. By filtering the lower sideband with a bandpass filter (BPF), signals with triple frequency 3f0 can be generated at the output of BPF. The BPF is formed by an inductor and two capacitors that resonants at 3fvco. As a result, triple-band signal generation is achieved with one QVCO and a mixer. The QVCO cores not only produce low-band frequency, but also works as a frequency doubler without extra circuit. 
A. Bottom-Series QVCO Core
The implemented QVCO core circuit is illustrated in Fig. 10 . SiGe bipolar transistors [20] are used for oscillation in order to obtain a better gm efficiency. Signal swing of the oscillator output was optimized to improve the phase noise performance. Meanwhile, if the oscillation BJT transistors are operated in saturation region, noise will be coupled through the parasitic PNP transistors to the substrate, causing degraded phase noise performance. A trade-off was made between maximizing the signal swing and avoiding BJT's saturation. This process involves careful design of balancing transistor size, bias voltage and bias current. The resonant tank is formed by a differential inductor with its peak Q factor optimized at 2.5GHz and two varactors with reasonable size to achieve targeted tuning range and required phase noise performance. This work uses bottomseries MOSFET coupled QVCO (BS-QVCO) to achieve low phase noise and lower power consumption.
B. 2-Bits Capcitor Array Band Switch
As known, the tradeoff between tuning range and phase noise eventually determines the size of the varactors. Enlarge a varactor can increase VCO's tuning range, while its parasitic resistance will also increase and degrade Q factor of the tank leading to a worse phase noise performance. In order to widen the tuning range without affecting overall phase noise performance, this work employed a capacitor array switched by 2-bit control signals to switch the resonant frequency band instead of using large varactors. Binary weighted capacitance is adopted to enlarge the tuning range. Each switching bit controls two identical capacitors to compensate the process, voltage and temperature (PVT) variations. In this arrangement, two binary bits can provide the control of four different frequency sub-bands.
C. Frequency Doubling & Tripling Schemes
The double frequency band is obtained at the virtual ground nodes (VC+, VC-in Fig. 10 ) of the differential pairs, where odd order harmonics are cancelled, leaving even order harmonics. Comparing to MOSFET transistors, which have larger parasitic capacitance, BJT differential pair has relatively larger 2 nd order harmonic component at its common mode. Derived from differential pair nonlinear signal model, the 2 nd order harmonic components shown at the virtual ground nodes of BJT and MOSFET differential pairs are given by
where Itail is tail current of the differential pair, VOV and VT are transistor's overdrive voltage and thermal voltage, respectively; RS is the tail current source's output resistance. Thermal voltage is 26mV and MOSFET's overdrive voltage is around 100mV to 200mV for low power design, normally. Under the same tail current, 1/VT 2 is much larger than 1/(VOV 2 /2), which leads to a greater gain of the 2 nd harmonic for BJT differential pairs. The amplitude of the 2 nd order harmonics at the common mode node of a BJT differential pair can reach as high as 254mVpp or -5.95dBm under the operation condition.
As far as the triple frequency band concerned, a single balanced mixer [21] may cause large clock feed-through and coupling to the substrate. In order to achieve better spectral purity, our frequency tripler adopts the double-balanced topology, which has high common-mode rejection ratio and suppressed clock feed The triple-band frequency generator prototype is implemented in a 0.18μm SiGe BiCMOS process [22] . The QVCO cores consume 12mW and the mixer consumes 31mW (exclude output buffer power) under 2.5V supply voltage. Die photograph is shown in Fig. 11 . QVCO with pads and output buffer occupies 1.8x1.0 mm 2 , and the rest of the area is taken by the built-in bandpass filter for 7.5GHz output. The QVCO core area is 1.2x0.5 mm 2 . Fig. 11 . Die photo of the triple band frequency generator RFIC. The phase noise is measured as -125.2dBc/Hz, -119.8dBc/Hz and -109.3dBc/Hz at 1 MHz offset in the three bands, respectively. Fig. 12 shows the measured and simulated phase noise at 2.5GHz band, 5GHz band, and 7.5GHz band and at center frequency of each band's tuning curve (i.e., with a 1.2 V voltage difference across the varactors). For the first two bands, measurements show good agreements with the simulation results. For 7.5GHz band, the measured result deviates slightly from the simulation results, mainly due to the increased parasitics at higher frequency and the center frequency drift of the built-in band pass filters.
According to the measured results, a tuning range from 1.4GHz to 8.7GHz is achieved with three frequency bands. Figure 13 shows the tuning curve of 1 st frequency band. Centered at 2.5GHz, the 1 st band covered a tunable range from 1.4GHz to 2.9GHz with two digitally controlled bits. 
where L(Δf) is the phase noise at the Δf offset from the central oscillation frequency f0, and P is the QVCO's core power consumption in the unit of mW. Note that this FoM doesn't include the impact of tuning range on phase noise performance of the double frequency band was obtained without additional power, while the triple frequency band requires additional power for the mixer cell.
V. CONCLUSIONS
An analytical model on QVCO phase noise performance is derived in this paper. It demonstrates that applying phase shift on the coupling paths can reduce the QVCO phase noise up to 9dB comparing to the same QVCO without phase shift. Implemented in a 0.18um SiGe BiCMOS technology, this paper presents a triple-band frequency generation scheme based on a hybrid BS-QVCO using BJT transistors for oscillation and NMOS devices for coupling. The triple band frequency generation RFIC covers a frequency range from 1.4GHz to 8.7GHz with three frequency bands centered at 2.5GHz, 5GHz, and 7.5GHz. The measured phase noise in each band at 1MHz offset is -125.2, -119.8 and -109.3dBc/Hz, respectively. This work demonstrated a wide tuning QVCO with a FoMT of 199.6dB. 
